      1
      2
      3
      4
      5
      6
      7
      8
      9
     10
     11
     12
     13
     14
     15
     16
     17
     18
     19
     20
     21
     22
     23
     24
     25
     26
     27
     28
     29
     30
     31
     32
     33
     34
     35
     36
     37
     38
     39
     40
     41
     42
     43
     44
     45
     46
     47
     48
     49
     50
     51
     52
     53
     54
     55
     56
     57
     58
     59
     60
     61
     62
     63
     64
     65
     66
     67
     68
     69
     70
     71
     72
     73
     74
     75
     76
     77
     78
     79
     80
     81
     82
     83
     84
     85
     86
     87
     88
     89
     90
     91
     92
     93
     94
     95
     96
     97
     98
     99
    100
    101
    102
    103
    104
    105
    106
    107
    108
    109
    110
    111
    112
    113
    114
    115
    116
    117
    118
    119
    120
    121
    122
    123
    124
    125
    126
    127
    128
    129
    130
    131
    132
    133
    134
    135
    136
    137
    138
    139
    140
    141
    142
    143
    144
    145
    146
    147
    148
    149
    150
    151
    152
    153
    154
    155
    156
    157
    158
    159
    160
    161
    162
    163
    164
    165
    166
    167
    168
    169
    170
    171
    172
    173
    174
    175
    176
    177
    178
    179
    180
    181
    182
    183
    184
    185
    186
    187
    188
    189
    190
    191
    192
    193
    194
    195
    196
    197
    198
    199
    200
    201
    202
    203
    204
    205
    206
    207
    208
    209
    210
    211
    212
    213
    214
    215
    216
    217
    218
    219
    220
    221
    222
    223
    224
    225
    226
    227
    228
    229
    230
    231
    232
    233
    234
    235
    236
    237
    238
    239
    240
    241
    242
    243
    244
    245
    246
    247
    248
    249
    250
    251
    252
    253
    254
    255

    //! Streaming SIMD Extensions 3 (SSE3)

    use coresimd::simd::*;
    use coresimd::simd_llvm::{simd_shuffle2, simd_shuffle4};
    use coresimd::x86::*;

    #[cfg(test)]
    use stdsimd_test::assert_instr;

    /// Alternatively add and subtract packed single-precision (32-bit)
    /// floating-point elements in `a` to/from packed elements in `b`.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_addsub_ps)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(addsubps))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_addsub_ps(a: __m128, b: __m128) -> __m128 {
        addsubps(a, b)
    }

    /// Alternatively add and subtract packed double-precision (64-bit)
    /// floating-point elements in `a` to/from packed elements in `b`.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_addsub_pd)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(addsubpd))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_addsub_pd(a: __m128d, b: __m128d) -> __m128d {
        addsubpd(a, b)
    }

    /// Horizontally add adjacent pairs of double-precision (64-bit)
    /// floating-point elements in `a` and `b`, and pack the results.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_pd)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(haddpd))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_hadd_pd(a: __m128d, b: __m128d) -> __m128d {
        haddpd(a, b)
    }

    /// Horizontally add adjacent pairs of single-precision (32-bit)
    /// floating-point elements in `a` and `b`, and pack the results.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_ps)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(haddps))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_hadd_ps(a: __m128, b: __m128) -> __m128 {
        haddps(a, b)
    }

    /// Horizontally subtract adjacent pairs of double-precision (64-bit)
    /// floating-point elements in `a` and `b`, and pack the results.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_pd)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(hsubpd))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_hsub_pd(a: __m128d, b: __m128d) -> __m128d {
        hsubpd(a, b)
    }

    /// Horizontally add adjacent pairs of single-precision (32-bit)
    /// floating-point elements in `a` and `b`, and pack the results.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_ps)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(hsubps))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_hsub_ps(a: __m128, b: __m128) -> __m128 {
        hsubps(a, b)
    }

    /// Load 128-bits of integer data from unaligned memory.
    /// This intrinsic may perform better than `_mm_loadu_si128`
    /// when the data crosses a cache line boundary.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lddqu_si128)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(lddqu))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_lddqu_si128(mem_addr: *const __m128i) -> __m128i {
        mem::transmute(lddqu(mem_addr as *const _))
    }

    /// Duplicate the low double-precision (64-bit) floating-point element
    /// from `a`.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movedup_pd)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(movddup))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_movedup_pd(a: __m128d) -> __m128d {
        simd_shuffle2(a, a, [0, 0])
    }

    /// Load a double-precision (64-bit) floating-point element from memory
    /// into both elements of return vector.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loaddup_pd)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(movddup))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_loaddup_pd(mem_addr: *const f64) -> __m128d {
        _mm_load1_pd(mem_addr)
    }

    /// Duplicate odd-indexed single-precision (32-bit) floating-point elements
    /// from `a`.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movehdup_ps)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(movshdup))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_movehdup_ps(a: __m128) -> __m128 {
        simd_shuffle4(a, a, [1, 1, 3, 3])
    }

    /// Duplicate even-indexed single-precision (32-bit) floating-point elements
    /// from `a`.
    ///
    /// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_moveldup_ps)
    #[inline]
    #[target_feature(enable = "sse3")]
    #[cfg_attr(test, assert_instr(movsldup))]
    #[stable(feature = "simd_x86", since = "1.27.0")]
    pub unsafe fn _mm_moveldup_ps(a: __m128) -> __m128 {
        simd_shuffle4(a, a, [0, 0, 2, 2])
    }

    #[allow(improper_ctypes)]
    extern "C" {
        #[link_name = "llvm.x86.sse3.addsub.ps"]
        fn addsubps(a: __m128, b: __m128) -> __m128;
        #[link_name = "llvm.x86.sse3.addsub.pd"]
        fn addsubpd(a: __m128d, b: __m128d) -> __m128d;
        #[link_name = "llvm.x86.sse3.hadd.pd"]
        fn haddpd(a: __m128d, b: __m128d) -> __m128d;
        #[link_name = "llvm.x86.sse3.hadd.ps"]
        fn haddps(a: __m128, b: __m128) -> __m128;
        #[link_name = "llvm.x86.sse3.hsub.pd"]
        fn hsubpd(a: __m128d, b: __m128d) -> __m128d;
        #[link_name = "llvm.x86.sse3.hsub.ps"]
        fn hsubps(a: __m128, b: __m128) -> __m128;
        #[link_name = "llvm.x86.sse3.ldu.dq"]
        fn lddqu(mem_addr: *const i8) -> i8x16;
    }

    #[cfg(test)]
    mod tests {
        use stdsimd_test::simd_test;

        use coresimd::x86::*;

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_addsub_ps() {
            let a = _mm_setr_ps(-1.0, 5.0, 0.0, -10.0);
            let b = _mm_setr_ps(-100.0, 20.0, 0.0, -5.0);
            let r = _mm_addsub_ps(a, b);
            assert_eq_m128(r, _mm_setr_ps(99.0, 25.0, 0.0, -15.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_addsub_pd() {
            let a = _mm_setr_pd(-1.0, 5.0);
            let b = _mm_setr_pd(-100.0, 20.0);
            let r = _mm_addsub_pd(a, b);
            assert_eq_m128d(r, _mm_setr_pd(99.0, 25.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_hadd_pd() {
            let a = _mm_setr_pd(-1.0, 5.0);
            let b = _mm_setr_pd(-100.0, 20.0);
            let r = _mm_hadd_pd(a, b);
            assert_eq_m128d(r, _mm_setr_pd(4.0, -80.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_hadd_ps() {
            let a = _mm_setr_ps(-1.0, 5.0, 0.0, -10.0);
            let b = _mm_setr_ps(-100.0, 20.0, 0.0, -5.0);
            let r = _mm_hadd_ps(a, b);
            assert_eq_m128(r, _mm_setr_ps(4.0, -10.0, -80.0, -5.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_hsub_pd() {
            let a = _mm_setr_pd(-1.0, 5.0);
            let b = _mm_setr_pd(-100.0, 20.0);
            let r = _mm_hsub_pd(a, b);
            assert_eq_m128d(r, _mm_setr_pd(-6.0, -120.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_hsub_ps() {
            let a = _mm_setr_ps(-1.0, 5.0, 0.0, -10.0);
            let b = _mm_setr_ps(-100.0, 20.0, 0.0, -5.0);
            let r = _mm_hsub_ps(a, b);
            assert_eq_m128(r, _mm_setr_ps(-6.0, 10.0, -120.0, 5.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_lddqu_si128() {
            #[rustfmt::skip]
            let a = _mm_setr_epi8(
                1, 2, 3, 4,
                5, 6, 7, 8,
                9, 10, 11, 12,
                13, 14, 15, 16,
            );
            let r = _mm_lddqu_si128(&a);
            assert_eq_m128i(a, r);
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_movedup_pd() {
            let a = _mm_setr_pd(-1.0, 5.0);
            let r = _mm_movedup_pd(a);
            assert_eq_m128d(r, _mm_setr_pd(-1.0, -1.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_movehdup_ps() {
            let a = _mm_setr_ps(-1.0, 5.0, 0.0, -10.0);
            let r = _mm_movehdup_ps(a);
            assert_eq_m128(r, _mm_setr_ps(5.0, 5.0, -10.0, -10.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_moveldup_ps() {
            let a = _mm_setr_ps(-1.0, 5.0, 0.0, -10.0);
            let r = _mm_moveldup_ps(a);
            assert_eq_m128(r, _mm_setr_ps(-1.0, -1.0, 0.0, 0.0));
        }

        #[simd_test(enable = "sse3")]
        unsafe fn test_mm_loaddup_pd() {
            let d = -5.0;
            let r = _mm_loaddup_pd(&d);
            assert_eq_m128d(r, _mm_setr_pd(d, d));
        }
    }

# Help

## Keyboard Shortcuts

`?`
  Show this help dialog
`S`
  Focus the search field
`↑`
  Move up in search results
`↓`
  Move down in search results
`↹`
  Switch tab
`⏎`
  Go to active search result
`+`
  Expand all sections
`-`
  Collapse all sections

## Search Tricks

Prefix searches with a type followed by a colon (e.g., `fn:`) to restrict the search to a given type.

Accepted types are: `fn`, `mod`, `struct`, `enum`, `trait`, `type`, `macro`, and `const`.

Search functions by type signature (e.g., `vec -> usize` or `* -> vec`)

Search multiple things at once by splitting your query with comma (e.g., `str,u8` or `String,struct:Vec,test`)